Abstract-This brief describes a passive analog phase interpolator, utilizing a switched RC-network. The proposed circuit eliminates the current sources in a phase interpolator based on constant-slope charging. By eliminating the current source, the noise is significantly reduced due to the reduction in thermal and flicker noise. The phase interpolator has a resolution of 6 bits and is implemented in a 16-nm CMOS process. The maximum differential non-linearity is measured to be 0.1 LSBs at a 192-ps input time delta. The circuit draws 0.2 mW from a 0.8-V supply, and occupies 0.004 mm 2 .
I. INTRODUCTION
P HASE interpolators (PIs) are used to generate a controllable phase shift, based on the phase relation of two input clocks. They are used in a variety of applications, e.g., clockand data recovery (CDR) circuits [1] , [2] , for phase acquisition in phase-locked loops (PLL) [3] , [4] , phase ramp generator in sub-sampling PLLs [5] . A PI can potentially replace a digital-to-time converter (DTC) in many applications to generate a time delay. Several PI topologies have been proposed; Delay line based [6] , [7] , trigonometric [2] , [8] , [9] , currentweighting [1] , [3] , [4] , [10] , [11] , charge-steering [12] and constant-slope charging [5] , [13] .
The sub-sampling PLL presented in [5] and shown in Fig. 1 , uses a DTC in the reference path and a PI in the feedback path to align the phase of the voltage-controlled oscillator (VCO) with the phase of the reference clock, thereby enabling fractional-N operation. The PI interpolates one VCO cycle per reference period, as illustrated in Fig. 1 . The 5-bit PI consists of a cascaded chain of 1-bit PI-unit cells based on constantslope charging. By dividing the VCO phase by 32, the DTC needs to cover a much smaller range. A wave-shaper (WS) returns the square wave output of the PI to a form suitable for the sub-sampling phase detector (SSPD). The PI-units use current sources to charge a capacitor, injecting noise into the PLL loop. The noise transfer function of the PI noise is given by where L(s) is the forward transfer function of the PLL. The noise of the current source is inversely proportional to its output current [5] . Using current sources also leaves little headroom at lower supply voltages. In this brief, we propose an RC-based phase interpolator using passive components and switches. The proposed circuit uses fewer components, thereby easing component matching, and shows superior noise performance and linearity. The prior art is further described in Section II, the proposed circuit is introduced in Section III, simulation results are shown in Section IV and measurement results are shown in Section V.
II. BACKGROUND A simplified view of the PI-stage in [5] and [13] is shown in Fig. 2 . The input signals are the two clocks IN1 and IN2 . The falling edges of IN1 and IN2 are separated by t seconds. There are two operating modes for a PI-unit, passthrough and interpolating. Unit A and C are configured for pass-through mode by having both inputs connected to the same signal (unit A to IN1 and unit C to IN2 ). When IN1 or IN2 goes low, the output capacitors are simultaneously charged through the two current sources. The propagation delay through unit A and C is given by (2) , where V TH is the threshold voltage of the following stage.
Since unit A and C have the same delay, they thereby pass the phase difference of the two inputs. Unit B, shown in Fig. 3 , operates in interpolating mode. It has one input connected to IN1 and the other to IN2 . The capacitor is thereby charged by I B between t 1 and t 2 , and thereafter by 2I B . The voltage over the capacitor at time t 2 is
and the interpolation delay through unit B is
The phase difference between OUT1 and OUT2 , and between OUT2 and OUT3 , is therefore half that of the input phase difference. To generate a multi-bit PI, several stages are cascaded as shown in Fig. 4 . Linearity is determined by the component matching between the current sources and capacitors of the three units of each stage, as well as the matching of the threshold voltages of the following stage. Simulation results show that the main noise contributor of the circuit in Figs. 2-3 is flicker noise of the current source, as shown in Fig. 10 . However, flicker noise is not elaborated on in [5] . In the following section, we present a way to reduce the component count and replace the current sources with passive devices. We will also show through simulation results and measurements that this leads to lower noise and better linearity. 
III. RC-BASED PHASE INTERPOLATION
The proposed phase interpolator unit is shown in Fig. 5 . The key concept of the proposed interpolator is that a logarithmic charging slope works just as well as a linear one with regard to linearity. The easiest way to implement a logarithmic slope is to replace the current sources in Figs. 2-3 with resistors. Furthermore, the inter-stage switches in Fig. 4 are moved into the unit. In this way, a single unit can be configured to operate in either pass-through mode (Fig. 5a ) or interpolating mode (Fig. 5b) , instead of using separate units for each mode. The PI-unit in Fig. 5 interpolates the falling edge of the input, but the same principle can be applied for interpolating the rising edge by turning the unit "upside-down" as shown on the right of Fig. 9 . The circuit can also be modified to interpolate the rising or falling edge, as shown in Fig. 7a and Fig. 7b respectively. The drawback to using the double-edge interpolator is that the loading on the clock input is doubled, and the switch control logic is more complicated.
For the pass-through mode, the capacitor charging waveform is shown in Fig. 6a , and given by
where V DD is the supply voltage. Setting v P (t) = V TH and solving for t − t 1 , gives the pass-through delay
For the interpolating mode, the capacitor charging waveform is shown in Fig. 6b . For t 1 ≤ t ≤ t 2 the capacitor is first charged through one resistor, and for t > t 2 through both. The voltage over the capacitor is given by
where V = V DD − v I (t 2 ). Expanding (7) for the case t > t 2 gives
This is equivalent to charging the capacitor through both resistors from t = t 1 + t 2 , as shown by the dashed line in Fig. 6b . We can show this by, again, setting v I (t) = V TH and solving for t − t 1 . The resulting interpolation delay is
Equation (9) shows that the input phase difference has been interpolated by a factor of two. The principle can be generalized to an m-bit unit as shown in Fig. 8 . N = 2 m resistors and switches are connected in parallel. The PMOS switches S R,0 − S R,N−1 are controlled by IN1 or IN2 through input switches S I,0 −S I,N−1 . For a given interpolation factor k, N − k PMOS switches are controlled by IN1 and k PMOS switches are controlled by IN2 . Similar to (7), the capacitor voltage can be expressed as And expanding (10) for the case t > t 2 gives
The delay is linearly dependent on k as given by
The input phase difference can in this way be interpolated with a step size of t/N. The upper limit on N is given by practical layout considerations. The RC-constant, τ = RC N , is chosen to ensure that v I (t 2 ) < V TH .
If even finer delay steps are required, several stages can be cascaded, as shown in Fig. 9 . Since the PI-unit is inverting, every other PI-unit is turned "upside-down". Because the interstage switch was moved into the unit, each unit can connect to both inputs, and thus be configured for either pass-through or interpolation. Therefore, only two units are needed per stage, as compared to three for the design in [5] . This further increases component matching and thereby linearity of the interpolator.
Replacing the current sources in Fig. 2 with resistors has the advantage of removing the current source flicker noise contribution. Fig. 10 compares simulated noise voltage over the capacitor for a PI-unit based on current sources (solid line) and resistors (dashed line). For a fair comparison, the two units have the same average charging current and are of similar physical size. Additionally, the thermal voltage noise power spectral density is given by [14] 
which, for the same average charge current I B , is typically one to two orders of magnitude smaller than the 4kTR noise of the RC-based PI. 
IV. TEST CIRCUIT A. PI Core
The multi-bit PI-unit in Fig. 8 was designed in a 16-nm FinFET process with R = 100 , C = 3.8 pF and N = 64, giving a resolution of 6 bits. Metal-oxide-metal capacitors, metal gate thin film resistors and minimum size transistors were used. The unit was designed for an input t of 192 ps, giving a step size of 192 ps/64 = 3 ps. Fig. 11 shows simulated differential non-linearity (DNL) and integral non-linearity (INL) from 64 Monte-Carlo simulations (solid) and for process corners (dashed) on the schematic. Simulation results for SS, SF, FS, and FF process corners are also shown. The DNL is within ±0.01 LSBs, equivalent to about ±30 fs. Maximum INL is 0.05 LSBs. Simulated power consumption of the PI core is 0.2 mW at an 81MHz operating frequency.
B. Test Stimuli
To measure delay differences in the order of tens of femtoseconds, the phase modulation method is used [15] . The delay control word is periodically changed between d 0 and d 0 + d S with a frequency f MOD , resulting in phase-modulation side-bands at the output of the circuit. The side-band power can be measured using a spectrum analyzer, and the delay difference can be calculated from the side-band power as
where t MOD is the modulation frequency, and P SPUR is the side-band power in dBc.
The test circuit consists of the PI core, input-and output buffers and a circuit to generate the phase modulation stimulus, as shown in Fig. 12 . This circuit mimics the typical use case in a sub-sampling PLL [5] , where the PI would output one interpolated edge every reference clock period. The input Fig. 14 shows simulated phase noise of the complete test circuit and the PI core. Unfortunately, the output buffer add a substantial amount of noise, making it difficult to evaluate the noise performance of the PI core, but correlation between simulated and measured noise of the test circuit can still be investigated. Fig. 15 shows the measured DNL and INL of 4 samples of the test circuit (solid lines), together with simulated linearity of a parasitic aware extracted view (dashed line). The DNL is within ±0.1 LSBs, equivalent to about ±300 LSBs. The measured linearity shows a good match with simulated linearity. The INL is an order of magnitude higher than the values predicted by schematic simulations. The higher INL was later confirmed to be the result of sub-optimal supply routing. Fig. 15 also shows simulated results for a post facto redesigned layout (dotted lines). This is an indication of the maximum performance obtainable with a carefully conducted layout design, but the measurement of the redesigned PI layout remains a topic for future work. INL is also stable across input t, as shown in Fig. 16 . For larger t, v I (t 2 ) in (10) starts to increase above V TH . For t < 120 ps, the input clock buffer stops working. Fig. 17 shows the phase noise measured at the circuit output. A Keysight E8663D RF signal generator was used as a 5.2 GHz clock source during this measurement. The measured phase noise of this source is also shown in Fig. 17 . The phase noise is reduced by 20log 10 (128) due to the test circuit's total division ratio of 128. Finally, the simulated phase noise of the test circuit plus measured clock source noise is also plotted in Fig. 17 for comparison. A performance summary and comparison of key parameters with state-of-the-art phase interpolators of different topologies is found in Table I . The operating frequency (how often the PI generates an output) greatly affects power consumption. For a fair comparison, power consumption normalized to 1 MHz is also shown. The proposed phase interpolator shows the lowest measured DNL and power consumption.
V. MEASUREMENT RESULTS
VI. CONCLUSION A phase interpolator based on the constant-slope charging topology was introduced, where traditionally used current sources are replaced by resistors. As current sources are an important source of flicker and thermal noise, the new proposed topology greatly reduces the noise of the interpolator, as demonstrated through simulations in this brief. Moreover, the proposed interpolator has improved linearity and lower power consumption as compared to previous reported phase interpolators. The implemented circuit has a 6-bit resolution, with a measured differential non-linearity of 0.1 LSBs. The area is 0.004 mm 2 and the power consumption is 0.2 mW.
